

**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A static random access memory (SRAM) device comprising:

a first transistor pair ~~coupled to~~ couple between a supply voltage line and GROUND;

a second transistor pair ~~coupled to~~ couple between the supply voltage line and GROUND, the supply voltage line to receive a first supply voltage based on when the SRAM memory device is in an ACTIVE mode of the memory device and to receive a second supply voltage based on when the SRAM memory device is in a STANDBY mode of the memory device, the second supply voltage being different than the first supply voltage;

a first access transistor ~~coupled to~~ couple to a word line, a first bit line and a common node of the second transistor pair;

a second access transistor ~~coupled to~~ couple to the word line, a second bit line and a common node of the first transistor pair; and

a bias transistor ~~coupled to~~ couple to a body of one of the transistors of the first transistor pair and to a body of one of the transistors of the second transistor pair, the bias transistor to apply a forward body bias to the one transistor of the first transistor pair and to the one transistor of the second transistor pair based on when the SRAM memory

device ~~being~~ is in the STANDBY mode, wherein a gate of the bias transistor is coupled to a signal line to receive a STANDBY signal indicative of the STANDBY mode of the SRAM memory device.

2. (Currently Amended) The SRAM device of claim 1, wherein the bias transistor comprises an NMOS transistor having a source ~~coupled to~~ couple to GROUND.

3. (Previously Presented) The SRAM device of claim 2, wherein a drain of the bias transistor is coupled to the body of the one transistor of the first transistor pair and to the body of the one transistor of the second transistor pair.

4-6. (Canceled)

7. (Currently Amended) The SRAM device of claim 1, wherein the bias transistor ~~turns to turn~~ turns ON based on a STANDBY signal applied to a gate of the bias transistor.

8. (Original) The SRAM device of claim 1, wherein the one transistor of the first transistor pair comprises a PMOS transistor and the one transistor of the second transistor pair comprises another PMOS transistor.

9. (Currently Amended) A static random access memory (SRAM) device comprising:

a first SRAM memory cell having a cross-coupled inverter configuration, the cross-coupled inverter configuration including at least four transistors;

a supply voltage line to provide a first supply voltage to two transistors of the at least four transistors of the first SRAM memory cell when the first SRAM memory cell is in an ACTIVE mode and to provide a second supply voltage to the two transistors when the first SRAM memory cell is in a STANDBY mode, the second supply voltage being different than the first supply voltage; and

a switching device to apply a forward body bias to the two transistors of the cross-coupled inverter configuration of the first SRAM memory cell when the first SRAM memory cell is in the STANDBY mode, wherein the switching device comprises an NMOS transistor having a source coupled to GROUND and a gate coupled to a power control unit, and wherein a gate of the NMOS transistor to receive a STANDBY signal from the power control unit indicative of the STANDBY mode of the first SRAM memory cell.

10. (Currently Amended) The SRAM device of claim 9, further comprising [[a]]the power control unit to change the supply voltage on the supply voltage line based on either the ACTIVE mode or the STANDBY mode of the first SRAM memory cell.

11. (Previously Presented) The SRAM device of claim 10, wherein the power control unit further to control switching of the switching device based on either the ACTIVE mode or the STANDBY mode of the first SRAM memory cell.

12. (Canceled)

13. (Currently Amended) The SRAM device of claim ~~[[12]]~~9, wherein a drain of the NMOS transistor is coupled to a body of each of the two transistors of the at least four transistors of the first SRAM memory cell.

14. (Canceled)

15. (Currently Amended) The SRAM device of claim ~~[[12]]~~9, wherein the NMOS transistor ~~turns to turn~~ turns ON based on a STANDBY signal applied to the gate of the NMOS transistor.

16. (Previously Presented) The SRAM device of claim 9, further comprising a second SRAM memory cell having a cross-coupled inverter configuration, the cross-coupled inverter configuration of the second SRAM memory cell including at least four transistors, the supply voltage line to provide a supply voltage to two transistors of the at least four transistors of the second SRAM memory cell based on a mode of the second SRAM memory cell.

17. (Previously Presented) The SRAM device of claim 16, wherein the switching device to apply a forward body bias to the two transistors of the at least four transistors of the cross-coupled configuration of the second SRAM memory cell.

18. (Currently Amended) An electronic system comprising:  
a processor device to process data;  
a static random access memory (SRAM) device to store the data; and  
a power control unit to control a supply voltage level applied to the SRAM device and to provide a signal indicative of a mode of the SRAM device, the power control unit to apply a first voltage level when the signal indicates that the SRAM device is in an ACTIVE mode and to apply a second voltage level when the signal indicates that the SRAM device is in a STANDBY mode, the SRAM device including:

a switching device to apply a forward bias to transistors within the SRAM device ~~based on when~~ the signal provided by the power control unit ~~indicative of~~ indicates the STANDBY mode of the SRAM device.

19. (Currently Amended) The electronic system of claim 18, wherein the switching device ~~applies to apply~~ the forward body bias by coupling a body of each of the transistors to GROUND.

20. (Original) The electronic system of claim 18, wherein applying the forward bias to the transistors increases a static noise margin.

21-23. (Canceled)

24. (Previously Presented) The electronic system of claim 18, wherein the power control unit to provide the supply voltage level to two transistors of the SRAM device in both the STANDBY mode and the ACTIVE mode.

25. (Previously Presented) The electronic system of claim 24, wherein the SRAM device further including a device to couple bodies of the two transistors of a memory cell in the SRAM device to a supply voltage line when the memory cell is not in the STANDBY mode.

26. (Previously Presented) The SRAM device of claim 17, wherein the switching device to apply the forward body bias to the two transistors of the at least four transistors of the second SRAM memory cell when the second SRAM memory cell is in a STANDBY mode.

27-28. (Canceled)

29. (Previously Presented) The SRAM device of claim 9, further comprising a device to couple bodies of the two transistors of the at least four transistors to the supply voltage line when the first SRAM memory cell is not in the STANDBY mode.

30. (Currently Amended) The SRAM device of claim 1, wherein the supply voltage line ~~applies to~~ apply the first supply voltage in the ACTIVE mode and ~~applies to~~ apply the second supply voltage in the STANDBY mode.

31-32. (Canceled)

33. (Previously Presented) The SRAM device of claim 1, wherein the supply voltage line to provide a supply voltage to the one transistor of the first transistor pair and the one transistor of the second transistor pair in both the STANDBY mode and the ACTIVE mode.

34. (Previously Presented) The SRAM device of claim 33, further comprising a device to couple bodies of the two transistors to the supply voltage line when a memory cell of the SRAM device is not in the STANDBY mode.

35. (Previously Presented) The SRAM device of claim 1, wherein the first supply voltage and the second supply voltage are applied to a source of the one transistor of the first transistor pair and to a source of the one transistor of the second transistor pair.

36. (Previously Presented) The SRAM device of claim 9, wherein the supply voltage line to provide the first supply voltage and the second supply voltage to sources of the two transistors of the at least four transistors of the first SRAM memory cell.

Serial No. **10/812,894**

Docket No. **INTEL-0056**

Reply to Office Action dated November 19, 2007

37. (Previously Presented) The electronic system of claim 18, wherein the power control unit to apply the first voltage level and the second voltage level to sources of transistors within the SRAM device.